

Secure computations using smart cards

Louis Goubin December 19, 2006 Trento (Italy)

+An example: RSA



19/12/2006

RSA Cryptosystem (1977)

de facto standard of public-key cryptosystems

p, q: primes, n = pq, $ed = 1 \mod (p-1)(q-1)$,

e, n: public key, $\frac{d: s}{0, 1, 2, ..., n-1}$.

Encryption: $\mathbf{C} = \mathbf{M}^{\mathbf{e}} \mod \mathbf{n}$ e: small (2¹⁶+1)

Decryption: $\mathbf{M} = \mathbf{C}^{\mathbf{d}} \mod \mathbf{n}$ d: large (d>n^{1/2})

Fast Exponentiation

The binary representation of $d = d[k-1]2^{k-1} + d[k-2]2^{k-2} + ... + d[1]2^1 + d[0]2^0$, where d[k-1]=1.

Left-to-right binary method
Input C, n, d
Output C ^d mod n
X = C;
For i=k-2 to 0
$X = X^2 \mod n;$
if d[i]=1, then X=X*C mod n;
Return X

cubic complexity *O*((log n)³). - we need about 1500 modular multiplications for 1024-bit n,d on average.

 $[\]mathbf{d} = 179769313486231590772930519078902473361797697894230657273430081157732639445209167262771634937140456477800995856 \\ 4863673560357494227785840418926558467439899258695049140360821770965996851973903412635215659390188627764072341203 \\ 1668285970266526289737711820513944871376325649575655785893257302729658745304709432808$

RSA Decryption using Chinese Remainder Theorem



RSA decryption using the CRT can be computed about 4 times faster than the original decryption.

RSA with CRT



PKCS #1, http://www.rsasecurity.com/rsalabs/pkcs/



+Timing Attacks



19/12/2006

What are Timing Attacks ?

 The term "Timing Attack" was first introduced at CRYPTO'96 in Paul Kocher's paper

Few other theoretical approaches without practical experiments up to the end of 97'

+Theory was put into practice in early 98'

 Timing attacks belong to the large family of "side channel" attacks

gemalto"

What are Timing Attacks ?

Principle of Timing Attacks :

- Secret data are processed in the card
- Processing time
 - depends on the value of the secret data
 - leaks information about the secret data
 - can be measured (or at least their differences)

Practical attack conditions

- Possibility to monitor the processing of the secret data
- Have a way to record processing times
- Have basic computational & statistical tools
- Have some knowledge of the implementation

What are Timing Attacks ?





Timing attack on RSA

- Timing Attacks: by precisely measuring the time it takes the smartcard to perform an decryption, Marvin can discover *d*.
- "repeated squaring algorithm", compute C=M^d mod N. d=d_nd_{n-1}...d₀
 - Set z equals to M and C=1. For i=0,...n do:
 - if d_i=1 set C=C*z mod N
 - set z equal to z² mod N

At the end, *C* has the value $M^d \mod N$

← To mount attack, Marvin asks the smartcard to generate signatures on a large number of random messages $M_1, M_2, ..., M_k \in \mathbb{Z}_N^*$ and measure the time T_i it takes to generate each signature.

Timing attack on RSA

Timing Attack

- + If $d_1=1$, smartcard computes $Cz=MM^2 \mod N$ and, Otherwise it does not. Let t_i be the time it takes the smart card to compute $M_iM_i^2 \mod N$. The t_i 's differ from each other and depends on M_i . Marvin measures them offline.
- When d₁=1, the two ensembles {t_i} and {T_i} are correlated. when d₁=0, they behave as independent random variables. By measuring the correlation, Marvin can determine d₁=1 or 0.
- + Continuing in this way, he can discover $d_2, d_3...$ and so on.
- Solutions: 1) add appropriate delay s.t. modular exponentiation always takes a fixed amount of time. 2) Rivest's blinding trick.
- Kocher's Power cryptanalysis?

Power Analysis Attacks



19/12/2006

Power Analysis: Basic Principles

- +ICC's Power Consumption leaks information about data processing
- Power Consumption = f(processing, data)
- + Deduce information about secret data and processing
- empirical methods
- statistical treatment
- +Example : reverse engineering of an algorithm
- The algorithm structure
- Electrical signatures
- +Single Power Analysis (SPA)
- Attack against the DES key schedule
- Attack against RSA

Power Analysis Tools



Side Channel Attacks



19/12/2006

SPA attack on RSA

+ basic "square and multiply" algorithm exponent bits scanned from MSB to LSB (left to right) Let k = bitsize of d (say 1024)Let s = m**Example :** $s = m^9 = m^{1001b}$ For i = k-2 down to 0 init (MSB 1) s = m Let $s = s*s \mod n$ (SQUARE) round 2 (bit 0) $s = m^2$ If (bit i of d) is 1 then round 1 (bit 0) $s = (m^2)^2 = m^4$ Let $s = s*m \mod n (MULTIPLY)$ End if round 0 (bit 1) $s = (m^4)^2 * m =$

m⁹

End for

19/12/2006

gemalto*

SPA attack on RSA



19/12/2006

+required number of acquisitions : 500 to 10,000

+ prerequisite

- physical access to the card under attack
- access to either plaintext M or ciphertext C
- varying plaintext and constant key
- algorithm specifications (MANDATORY)

+cost

- A few dollars (to a few thousands)
- A few days training
- Average good level of expertise
- Chip and implementation independent

+description :



gemalto[×]

Differential Power Analysis + DPA statistical test :

a batch of data acquisitions for various messages $\boldsymbol{M}_{\!\boldsymbol{k}}$ _



gemalto[×]

+ DPA statistical test :

- selection function D :
 - sort curves according to $M_{\rm k}$ or $C_{\rm k}$ for each value of a subK_i
 - output = image of a target bit of the algorithm













+ iterate on all possible sub-keys :



+ find the remaining bits through exhaustive search



gemalto[×]





gemalto[×]

19/12/2006



right subK_i





Counter-measures

- +Add noise
- +Scramble power consumption or stabilize it
- +Randomize all sensitive data variables with a fresh mask for every execution of an algorithm
- +Randomize, randomize, randomize ...
 - Secret keys
 - Messages
 - Private exponents
 - Bases
 - Moduli



Conclusion on Power Analysis Attacks

- Naïve smartcard implementations of cryptosystems can leak secret data.
- Power Analysis Attacks
 - target symmetric and asymmetric cryptosystems
 - practical, 'fast' and cheap
 - difficult to circumvent
 - countermeasures may impact efficiency.

Executing external code



19/12/2006

Need for a Tamper-Proof Environment

- Many emerging applications require physical security as well as conventional security against software attacks
 - Digital Rights Management (DRM): illegal copies of protected digital content
 - Mobile agent applications: sensitive electronic transactions are performed on untrusted hosts
- Conventional approach: build processing systems containing processor and memory elements
 - Within a private and tamper-proof environment
 - Typically implemented using active intrusion detectors

Conventional Smart Cards

- + 8, 16 or 32-bit CPU
 - Typically 10 MHz
- RAM: 2-8 Kbytes
- + ROM: 100-200 Kbytes
 - Contains the code
- + E²PROM: 32-128 Kbytes
 - Contains the data
- + Optional:
 - Random Noise Generation, sensors, security logic
 - Modular Exponentiations Unit or Co-processor
 - Random Generator



Limitations of Conventional Solutions

- + Providing high-grade tamper-resistance can be quite expensive
- System computation power is limited by the components that can be enclosed in a small tamper-proof package
 - The applications of these systems are limited to perform a small number of security critical operations
- + These processors are not flexible
 - E.g. their memory or I/O cannot be upgraded easily

Emerging New Solutions

- Just requiring tamper-resistance for a single processor chip would significantly enhance the amount of secure computing power
- Makes possible applications with heavier computation requirements
- + Secure processors have been recently proposed, where
 - only a single processor chip is trusted
 - the operations of all other components including off-chip memory are verified by the processor

Private Tamper Resistant (PTR) Environment

- To prevent an attacker from tampering with the off-chip untrusted memory, two main primitives have to be developed.
- Memory integrity verification
 - The processor monitors the memory from any form of corruption
 - If any is detected, then the processor aborts the tasks that were tampered with to avoid producing incorrect results
- Memory Encryption
 - Ensures the privacy of data stored in the off-chip memory

Secure Computing Model



gemalto[×]

19/12/2006

Secure code execution

- Taken from "Tamper-Resistant Whole Program Partitioning" (Zhang, Pande & Valverde, 2003 ACM SIGPLAN conference on Language, compiler, and tool support for embedded systems)
 - Download application via network from server
 - A program is **partitioned**.
 - Why partition?



Problem: Program Partitioning

- + Easiest way to partitioning
 - Partitioning by basic blocks
- However, simple partitioning may reveal control flow, which is dangerous for security

Problem: Program Partitioning

+ RSA private-key operation





gemalto[×]

Partition transmission sequence: $IF \rightarrow ELSE \rightarrow IF \rightarrow IF \rightarrow ELSE$

We can guess key x as 10110 or 01001

Safe Partitioning

+ Safe partitioning

- Partitioning that does not reveal control flow.
- How to partition?
- How to transmit through network?
- How to manage partitions on smart card?



Safe Partitioning



But, this partitioning is not dangerous.



+ Safe partitioning

- Do not generate this kind of sequence through network
- Except previous case

+ Partition management policy in smart card

- Keep nothing received policy
- Discard partition after its execution (does not cached)
- To avoid problem when there is a long function call chain
 - If we cache partitions that are to be executed when a function returns, ...

+ Code partitioning algorithm

- For non-recurring function
 - Executed at most once (e.g., main function, initialization func.,)
- For recurring function
 - Executed multiple times



A non-recurring function



A non-recurring function



+ For **recurring** functions

- Step 1: If there is loop \rightarrow merge loop body
 - Same reason for non-recurring function
 - Then CFG becomes acyclic
- Step 2: If CFG does not contain loop (= acyclic)
 - Not safe
 - Since they are executed multiple times
 - Possible sequence
 B1, B2, ..., B1, B3, ...







+ If CFG in recurring function is acyclic

- Server transmits whole partitions in one of the topological order (regardless of control flow)
- Smart card discards the unnecessary partitions



Improving Performance

Too many communication overhead

Solutions

- Merging adjacent partitions
 - Greedy algorithm
 - Merge until sum of partitions exceed predefined limit
- Function caching
 - Do not discard function after it is executed
 - Dynamic cache eviction (e.g., LRU) is not acceptable (high overhead)
 - \rightarrow Static caching by compiler